![]()
| #1. Posted at 02:44 AM on Mar 15th 2007 | Edit Reply |
|
UberGerbil |
I was sort of hoping that Aero requirements would set a floor for features and performance of IGPs going forward, but apparently not.
|
![]()
![]()
| Edit Reply |
|
droopy1592 |
I'm still waiting for nforce3 Vista drivers.
|
![]()
| Edit Reply |
|
Furen |
One question, I've looked at the pics of different motherboards and they all seem to be single-chip solutions, is this true or am I just not finding the southbridge?
One thing that is a huge downer is that, from what I can see, the Intel part is SINGLE-CHANNEL... yes, I can just imagine a quad-core CPU and an IGP on a single DDR2 channel. I suppose throwing an IGP, memory controller and the rest of the IO onto a single chip is a pin-out nightmare but losing half the memory bandwidth may impact performance quite a bit. I can't wait 'till Intel integrates its memory controller into its mainstream parts so chipsets manufacturers can't cripple the CPUs in that regard (who knows when this will happen considering that from what I've heard socket H will not use Nehalem's IMC). |
![]()
| Edit Reply |
|
tempeteduson |
"mGPU"? Didn't they invent "IGP" in the first place to designate nForce 2 chips with video?
|
![]()
| Edit Reply |
|
BobbinThreadbare |
Haven't all Nvdia cards been SM 3 since the first 6 series cards?
|
|
Jazztags: (they MUST be closed) r{ red }r g{ green }g /[ italic ]/ *[ bold ]* _[ underline ]_ -[ |