«Back to overview    Up    Down

37 Comments(s). 1 Pages(s). Showing page 1. [ 1 ]
   #15. Posted at 07:46 AM on Jan 24th 2005 Edit   Reply

Except on these Intel processors, which still do cache coherency via the bus in the first generation.

Hence the server dual cores aren't coming to Xeon until 2006, this is when Intel will incorporate an arbiter onto the die that is like AMD's SRQ.

You've got to praise Intel for putting a lot of work into SMP on a processor package, so they can claim 'dual core' before AMD.
#11, S754? Not gonna happen.  :   (#13)
37 Comments(s). 1 Pages(s). Showing page 1. [ 1 ]
 
Name/Password: / Remember
Reply to:
[click to clear]

[RED] [GREEN]
[BOLD]
[ITALIC] [STRIKE]
[UNDERLINE]

Notice: All posts should abide by the rules, please.
Note: Ctrl-Enter submits the post. (In IE)
DThread keys: Click on a reply to position the blue bar. 'A'/'Z' move it up/down.
Jazztags: (they MUST be closed)
    r{ red }r     g{ green }g     /[ italic ]/     *[ bold ]*
    _[ underline ]_     -[ strike ]-     s[ sample ]s     o[ spoiler ]o  q[ (QUOTE) ]q