We've already discussed the new information Intel let slip today about its upcoming Penryn processor, the 45nm die shrink of the Core 2. Penryn chips are expected to enter production late this year. The next step after that is the processor code-named Nehalem. In accordance with the "tick-tock" development rhythm Intel has embraced, Nehalem will also be a 45nm part, but it will bring a major microarchitectural refresh.
Intel's Pat Gelsinger unveiled some basics about Nehalem for the first time today, and in doing so, he called it the first truly dynamically scalable microarchitecture. We don't yet know entirely what that means, but Gelsinger predicted the character of the architecture will become clearer as Intel discloses more about it. Here's what we know about Nehalem now.
In addition, Nehalem will ditch the front-side bus for a series of point-to-point interconnects, presumably similar to AMD's HyperTransport technology.
|NexDock offers a home for Intel Compute Cards||4|
|Radeon 17.1.1 drivers bring support for Resident Evil 7||6|
|Imagination Technologies freshens up mid-range PowerVR GPUs||4|
|Raspberry Pi Compute Module 3 flaunts a quad-core SoC||16|
|be quiet! unveils entry-level Pure Base 600 chassis||19|
|Sapphire launches Radeon RX 460 with 1024 SPs in China||16|
|Google RAISR upsamples thumbnails for massive bandwidth savings||56|
|Biostar's Z270 boards race to the finish||20|
|Synology RT2600ac offers up speedy Wi-Fi and tight controls||5|