Ivy Bridge isn't due out until next spring, but already, details are emerging on its Haswell successor. Haswell will be the first major architectural refresh since Sandy Bridge, and Intel talked briefly about it at IDF a couple of months ago. Now, presentation slides have leaked out revealing much more about the chip and its associated platform.
Let's start with the socket, which will purportedly have 1150 pins and require new motherboards. The desktop versions of Haswell will evidently have four cores that share their last-level cache with the integrated graphics, just like Sandy Bridge does today. 16 PCI Express 3.0 lanes branch off from the CPU, which will apparently support two channels of DDR3 memory clocked at up to 1600MHz. Hyper-Threading, Turbo Boost, and AVX 2.0 extensions are all a part of the package, which will supposedly include "overclocking improvements" of an unspecified nature.
According to the slides, desktop versions of Haswell will come with TDP ratings in the 35-95W range. Mobile versions with more powerful integrated graphics will have 37-57W TDPs. There's also mention of a 15W flavor designed specifically for ultrabooks; that version of Haswell looks more like a system on a chip, with dual cores, integrated graphics, and a Lynx Point chipset shacking up on a single package.
Intel demoed a system running Haswell during IDF, so working silicon exists already. The slides say products based on the new architecture won't be out until 2013, though.
|Qualcomm readies up 48-core Centriq 2400 ARM server chip||1|
|BitFenix Shogun chassis goes for internal and external coolness||1|
|AMD and Intel join forces for a bundle of hardware and games||33|
|Report: Samsung Galaxy S8 may go into full-screen mode||19|
|Gigabyte XK700 keyboard will challenge your limits||19|
|Microsoft and Intel set to bring AR to the people with Project Evo||10|
|Global VR Association hits the road with Sony and Samsung in tow||3|
|Fitbit buys Pebble, leaving watch owners in the lurch||19|
|Bluetooth 5 spec promises increased speed, range, and throughput||13|