ARM has its eyes set on the high-performance computing market. To help with that mission, it's developed a new interconnect to link multiple cores on a single SoC. The CoreLink CCN-504 Cache Coherent Network is capable of offering up to a terabit of bandwidth to as many as 16 processor cores based on the existing Cortex-A15 or upcoming ARMv8 designs. CoreLink isn't just for CPU cores, though; the interconnect supports graphics processors, DSPs, and other "accelerators," too. ARM lays out the possibilities in the block diagram below.
CoreLink allows connected processors to access each others' caches even in heterogeneous implementations that combine CPU and GPU cores. To bolster that core-to-core communication, the interconnect has 16MB of shared L3 cache of its own. ARM has also designed a new DMC-520 memory controller that plugs right into the interconnect. This controller supports not only existing DDR3 memory, but also the next-gen DDR4 standard.
According to ARM, the CoreLink makes extensive use of power gating and other techniques to curb energy usage. ARM isn't straying from its low-power roots. The firm has plans for multiple versions of the CoreLink interconnect, which has already been adopted by Calxeda and LSI. According to the official press release, the first products to use CoreLink should arrive next year.
|Rumor: Radeon R9 285 to arrive on September 2||20|
|This gameplay clip made me pre-order The Vanishing of Ethan Carter||0|
|Leaked slides may expose next-gen NUCs||3|
|Thursday Evening Shortbread||18|
|Specs for upcoming FX-8300 chips leak out||63|
|Report: Windows Threshold preview planned for Sept 30||31|
|Only a few hours remain to win ~$1k of hardware via haiku||24|
|Browser plugin identifies advertorial content||10|
|HP's Q3 financials driven by strong notebook, desktop sales||34|