ARM has its eyes set on the high-performance computing market. To help with that mission, it's developed a new interconnect to link multiple cores on a single SoC. The CoreLink CCN-504 Cache Coherent Network is capable of offering up to a terabit of bandwidth to as many as 16 processor cores based on the existing Cortex-A15 or upcoming ARMv8 designs. CoreLink isn't just for CPU cores, though; the interconnect supports graphics processors, DSPs, and other "accelerators," too. ARM lays out the possibilities in the block diagram below.
CoreLink allows connected processors to access each others' caches even in heterogeneous implementations that combine CPU and GPU cores. To bolster that core-to-core communication, the interconnect has 16MB of shared L3 cache of its own. ARM has also designed a new DMC-520 memory controller that plugs right into the interconnect. This controller supports not only existing DDR3 memory, but also the next-gen DDR4 standard.
According to ARM, the CoreLink makes extensive use of power gating and other techniques to curb energy usage. ARM isn't straying from its low-power roots. The firm has plans for multiple versions of the CoreLink interconnect, which has already been adopted by Calxeda and LSI. According to the official press release, the first products to use CoreLink should arrive next year.
|Fallout 4 VR will draw in wastelanders at E3 2017||11|
|AMD publishes patches for Vega support on Linux||7|
|MSI brings custom GeForce GTX 1080 Ti cards by air and sea||9|
|Snapdragon 835 press event previews potent performance||43|
|Google delivers a standing O of an Android preview for devs||30|
|Radeon 17.3.3 drivers improve Crossfire in Andromeda||5|
|MSI's Ryzen motherboard catalog gets reinforcements||43|
|AMD readies a fix for Ryzen FMA3 bug||44|
|Common Courtesy Day Shortbread||20|
|I need this because of reasons.||+41|