Home Intel reveals details of new CPU design
News

Intel reveals details of new CPU design

Scott Wasson Former Editor-in-Chief Author expertise
Disclosure
Disclosure
In our content, we occasionally include affiliate links. Should you click on these links, we may earn a commission, though this incurs no additional cost to you. Your use of this website signifies your acceptance of our terms and conditions as well as our privacy policy.

IDF — On the heels of Intel’s announcement of a single, common CPU architecture intended to drive its mobile, desktop, and server platforms, the company has divulged additional details of that microarchitecture. This dual-core CPU design will, as we’ve reported, support an array of Intel technologies, including 64-bit EM64T compatibility, virtualization, enhanced security, and active management capabilities. Intel says the new chips will deliver big improvements in performance per watt, especially compared to its Netburst-based offerings.

At 14 stages, the main pipeline will be a little bit longer than current Pentium M processors. The cores will be a wider, more parallel design capable of issuing, executing, and retiring four instructions at once. (Current x86 processors are generally three-issue.) The CPU will, of course, feature out-of-order instruction execution and will also have deeper buffers than current Intel processors. These design changes should give the new architecture significantly more performance per clock, and somewhat consequently, higher performance per watt.

Unlike Intel’s current dual-core CPU designs, which don’t really share resources or communicate with one another except over the front-side bus, this new design looks to be a much more intentionally multicore design. The on-die L2 cache will be shared between the two cores, and Intel says the relative bandwidth per core will be higher than its current chips. L2 cache size is widely scalable to different sizes for different products. The L1 caches will remain separate and tied to a specific core, but the CPU will be able to transfer data directly from one core’s L1 cache to another. Naturally, these CPUs will thus have two cores on a single die.

The first implementation of the architecture will not include Hyper-Threading, but Intel (somewhat cryptically) says to expect additional threads over time. I don’t believe that means HT capability will be built into silicon but not initially made active, because Intel expressly cited transistor budget as a reason for excluding HT.

On the memory front, the new architecture is slated to have the ever-present “improved pre-fetch” of data into cache, and it will also include what Intel calls “memory disambiguation.” That sounds an awful lot like a NUMA arrangement similar to what’s found on AMD’s Opteron, but I don’t believe it is. This feature seems to be related to a speculative load capability instead..

The server version of the new Intel architecture, code-named Woodcrest, will feature two cores. Intel is also talking about Whitefield, which has as much as twice the L2 cache of Woodcrest and four execution cores.

The company has decided against assigning a codename to this new, common processor microarchitecture, curiously enough. As we’ve noted, the first CPUs based on this design will be available in the second half of 2006 and built using Intel’s 65nm fabrication process.

The Tech Report - Editorial ProcessOur Editorial Process

The Tech Report editorial policy is centered on providing helpful, accurate content that offers real value to our readers. We only work with experienced writers who have specific knowledge in the topics they cover, including latest developments in technology, online privacy, cryptocurrencies, software, and more. Our editorial policy ensures that each topic is researched and curated by our in-house editors. We maintain rigorous journalistic standards, and every article is 100% written by real authors.

Scott Wasson Former Editor-in-Chief

Scott Wasson Former Editor-in-Chief

Scott Wasson is a veteran in the tech industry and the former Editor-in-Chief at Tech Report. With a laser focus on tech product reviews, Wasson's expertise shines in evaluating CPUs and graphics cards, and much more.

Latest News

eTukTuk Drives The Green Revolution
Crypto News

Building a Sustainable Future – eTukTuk Drives The EV Revolution

Brazil Bans Meta’s Policy to Use Social Media Posts for AI Training
News

Brazil Bans Meta’s New Policy to Use Social Media Posts for AI Training

After Europe, Brazil has now banned Meta from using social media posts of users for AI training purposes. On Tuesday, Brazil’s National Data Protection Agency (ANPD) said it would be...

This Crypto Startup Makes US Treasuries Accessible on Bitcoin
Crypto News

This Crypto Startup Makes US Treasuries Accessible on Bitcoin

Hamilton, a crypto startup, has launched tokenized US Treasury bonds on Bitcoin layer-2 blockchains. According to the company, this innovative move marks a first in the crypto world.  The tokenized...

Bitcoin Declines to $53,000, Analyst Predicts Further Downturn Ahead
Crypto News

Bitcoin Declines to $53,000, Analyst Predicts Further Downturn Ahead

Bitcoin Futures Open Interest Declines by $7 Billion - What is Behind this Retracement?
Crypto News

Bitcoin Futures Open Interest Declines by $7 Billion – What is Behind this Retracement?

Odds of Reelecting Joe Biden Fall to 9% on Polymarket - What Does This Suggest?
Crypto News

Odds of Reelecting Joe Biden Fall to 9% on Polymarket – What Does This Suggest?

Bears Take Control As Crypto Market Liquidates $580 Million - What's Next?
Crypto News

Bears Take Control As Crypto Market Liquidates $580 Million – What’s Next?